summaryrefslogtreecommitdiffstats
path: root/academic/verilator/README (follow)
Commit message (Expand)AuthorAgeFilesLines
* academic/verilator: Added (Verilog HDL Simulator). Charles Daniels2020-03-201-0/+9